IDT'10 - 2010 5th International Design and Test Workshop - Proceedings

Articles

Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm

In this paper, efficient hardware of one of the most popular encryption algorithms, the Advanced Encryption Standard (AES), is presented. …